annotate components/frame_na7_db_fl-full @ 629:3231dd9b38c1

armio.c: make GPIOs 8 & 13 outputs driving 1 on all "classic" targets Calypso GPIOs 8 & 13 are pinmuxed with MCUEN1 & MCUEN2, respectively, and on powerup these pins are MCUEN, i.e., outputs driving 1. TI's code for C-Sample and earlier turns them into GPIOs configured as outputs also driving 1 - so far, so good - but TI's code for BOARD 41 (which covers D-Sample, Leonardo and all real world Calypso devices derived from the latter) switches them from MCUEN to GPIOs, but then leaves them as inputs. Given that the hardware powerup state of these two pins is outputs driving 1, every Calypso board design MUST be compatible with such driving; typically these GPIO signals will be either unused and unconnected or connected as outputs driving some peripheral. Turning these pins into GPIO inputs will result in floating inputs on every reasonably-wired board, thus I am convinced that this configuration is nothing but a bug on the part of whoever wrote this code at TI. This floating input bug had already been fixed earlier for GTA modem and FCDEV3B targets; the present change makes the fix unconditional for all "classic" targets. The newly affected targets are D-Sample, Leonardo, Tango and GTM900.
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Jan 2020 05:38:26 +0000
parents 41b6a18ffa0b
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
295
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # Building frame_na7_db_fl.lib using the GPF source bits we got with TCS3.2
552
92a3afcbccb9 frame_na7_db_{fl,ir} component recipes with full OSL rebuild
Mychaela Falconia <falcon@freecalypso.org>
parents: 501
diff changeset
2 # This version rebuilds the OSL part from our reconstructed source
295
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3
296
154011ef41b1 components/frame_na7_db_{fl,ir}: missed the -o3
Mychaela Falconia <falcon@freecalypso.org>
parents: 295
diff changeset
4 CFLAGS="-mw -x -pw2 -o3 -me -mt -g -mn"
295
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 # Defines
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 CPPFLAGS="-DNU_DEBUG -D_FF_RV_EXIST_ -DRUN_FLASH"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 CPPFLAGS="$CPPFLAGS -D_TARGET_ -D_NUCLEUS_"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 # Includes
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 CPPFLAGS="$CPPFLAGS -I$SRC/$GPF/frame"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 CPPFLAGS="$CPPFLAGS -I$SRC/$GPF/inc/nuc"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 CPPFLAGS="$CPPFLAGS -I$SRC/$GPF/inc/nuc/arm7"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 CPPFLAGS="$CPPFLAGS -I$SRC/$GPF/inc"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 CPPFLAGS="$CPPFLAGS -I$SRC/gpf2/tst"
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 # Source modules
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
20
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
21 SRCDIR=$SRC/gpf3/frame
1aa8cab15e14 components/frame_na7_db_{fl,ir} created as an experiment
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
22
574
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
23 cfile_symlink $SRCDIR/frame.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
24 cfile_symlink $SRCDIR/vsi_sem.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
25 cfile_symlink $SRCDIR/vsi_com.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
26 cfile_symlink $SRCDIR/vsi_mem.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
27 cfile_symlink $SRCDIR/vsi_tim.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
28 cfile_symlink $SRCDIR/vsi_mis.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
29 cfile_symlink $SRCDIR/vsi_drv.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
30 cfile_symlink $SRCDIR/vsi_trc.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
31 cfile_symlink $SRCDIR/vsi_pro.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
32 cfile_symlink $SRCDIR/xalert.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
33 cfile_symlink $SRCDIR/route.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
34 cfile_symlink $SRCDIR/prf_func.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
35 cfile_symlink $SRCDIR/frm_ext.c
41b6a18ffa0b GPF rebuild from source: symlink magic to fix __FILE__
Mychaela Falconia <falcon@freecalypso.org>
parents: 552
diff changeset
36 cfile_symlink $SRCDIR/frame_version.c
488
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
37
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
38 # OSL
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
39
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
40 # drop -o3
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
41 CFLAGS="-mw -x -pw2 -o -me -mt -g -mn"
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
42
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
43 SRCDIR=$SRC/gpf2/osl
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
44
ff91db8c9eb8 OSL: os_com_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 296
diff changeset
45 cfile_plain $SRCDIR/os_com_fl.c
491
045d641c9bfa OSL: os_drv.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 488
diff changeset
46 cfile_plain $SRCDIR/os_drv.c
492
10c059efb3d1 OSL: os_isr.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 491
diff changeset
47 cfile_plain $SRCDIR/os_isr.c
493
2e73bbc0648e OSL: os_mem_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 492
diff changeset
48 cfile_plain $SRCDIR/os_mem_fl.c
495
9e55fe3a5ee4 OSL: os_mis_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 493
diff changeset
49 cfile_plain $SRCDIR/os_mis_fl.c
497
bc12e6de8a07 OSL: os_pro_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 495
diff changeset
50 cfile_plain $SRCDIR/os_pro_fl.c
499
27db9775cbab OSL: os_sem_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 497
diff changeset
51 cfile_plain $SRCDIR/os_sem_fl.c
501
c4117b996197 OSL: os_tim_fl.c compiles
Mychaela Falconia <falcon@freecalypso.org>
parents: 499
diff changeset
52 cfile_plain $SRCDIR/os_tim_fl.c