FreeCalypso > hg > fc-magnetite
annotate targets/fcdev3b.h @ 662:8cd8fd15a095
SIM speed enhancement re-enabled and made configurable
TI's original code supported SIM speed enhancement, but Openmoko had it
disabled, and OM's disabling of speed enhancement somehow caused certain
SIM cards to start working which didn't work before (OM's bug #666).
Because our FC community is much smaller in year 2020 than OM's community
was in their day, we are not able to find one of those #666-affected SIMs,
thus the real issue they had encountered remains elusive. Thus our
solution is to re-enable SIM speed enhancement and simply wait for if
and when someone runs into a #666-affected SIM once again. We provide
a SIM_allow_speed_enhancement global variable that allows SIM speed
enhancement to be enabled or disabled per session, and an /etc/SIM_spenh
file in FFS that allows it to enabled or disabled on a non-volatile
basis. SIM speed enhancement is now enabled by default.
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Sun, 24 May 2020 05:02:28 +0000 |
parents | 597869e59805 |
children | 91d9f8506420 |
rev | line source |
---|---|
6
c01d2500a998
beginning of build system: crafting config headers into place
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 #define CONFIG_TARGET_FCFAM 1 |
600
8f50b202e81f
board preprocessor conditionals: prep for more FC hw in the future
Mychaela Falconia <falcon@freecalypso.org>
parents:
80
diff
changeset
|
2 #define CONFIG_TARGET_FCMODEM 1 |
631
597869e59805
config: introduced new CONFIG_MCSI_MODEM preprocessor symbol
Mychaela Falconia <falcon@freecalypso.org>
parents:
627
diff
changeset
|
3 #define CONFIG_MCSI_MODEM 1 |
627
4a8dacbe9187
targets/*.h: #define GPIO1_SPEAKER_CTRL to 0 or 1 as appropriate
Mychaela Falconia <falcon@freecalypso.org>
parents:
600
diff
changeset
|
4 #define GPIO1_SPEAKER_CTRL 1 |
80
d6e59be562fd
uartfax.c: support for FreeCalypso targets
Mychaela Falconia <falcon@freecalypso.org>
parents:
6
diff
changeset
|
5 #define UARTFAX_CLASSIC_DTR_DCD 1 |