annotate cfg-headers/fax-and-data/swconfig.cfg @ 547:c3f2f79dc5b8

l1_rf12.c compiled-in default RF band tables: a round of cleanup * Uncalibrated default g_magic values changed from old Clara RF numbers (yes, Clara, not even Leonardo) to the approximately correct value for our current hw; * Uncalibrated default Rx and Tx channel calibration tables providing neutral correction values: fixed bogus ARFCNs from blind copy-n-paste between different bands; * Restored #if (ORDER2_TX_TEMP_CAL==1) in the Tx temperature compensation tables; * Fully rewrote the big comment before these rf_XXX structures to reflect the current situation. This change is part of the larger transition in FreeCalypso from reverse to forward engineering, from reconstruction of lost original bits to ongoing forward development and maintenance.
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 17 Nov 2018 19:57:34 +0000
parents 84d81d34efa2
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
350
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #ifndef __SWCONFIG_CFG__
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 #define __SWCONFIG_CFG__
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 #define ALR 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 #define BT 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 #define DP 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 #define DWNLD 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 #define GSMLITE 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 #define L1_DYN_DSP_DWNLD 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 #define LONG_JUMP 3
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 #define MOVE_IN_INTERNAL_RAM 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 #define OP_WCP 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 #define PMODE 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 #define RVDATA_INTERNALRAM 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 #define SRVC 1
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 #define TR_BAUD_CONFIG TR_BAUD_115200
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 #define WCP_PROF 0
84d81d34efa2 cfg-headers/fax-and-data: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 #endif /* __SWCONFIG_CFG__ */