0
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 /************* Revision Control System Header *************
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
2 * GSM Layer 1 software
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
3 * MACS_CST.H
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
4 *
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 * Filename macs_cst.h
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6 * Copyright 2003 (C) Texas Instruments
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 *
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8 ************* Revision Control System Header *************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
10 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
11 /* Copyright 2003 (C) Texas Instruments */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
12 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
13
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
14 //#define MACS_VERSION 0x01 // MAC-S validated version for 1 Rx - 1 Tx (no polling) - Power measurements in Dynamic mode
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
15 //#define MACS_VERSION 0x02 // MAC-S validated version for multi-slot - poll responses in dynamic mode
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
16 //#define MACS_VERSION 0x03 // TFI filtering, fixed allocation mode for 1 Rx - 1 Tx (no PDCH release, no repeat allocation)
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
17 //#define MACS_VERSION 0x04 // Problem of MAC-S Read phase during Idle frames corrected - new MCU/DSP and new RLC/MAC interfaces (S921_bis v 0.7)
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
18 //#define MACS_VERSION 0x05 // Fixed allocation mode in multi-slot, control timeslot monitoring, PDCH release
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
19 //#define MACS_VERSION 0x06 // Tra parameter always respected -> no power between Rx and Tx
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
20 //#define MACS_VERSION 0x07 // PR field extracting in downlink blocks
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
21 //#define MACS_VERSION 0x08 // Fixed mode: Repeat allocation and allocation bitmap exhaustion management - BSIC setting in PRACH polling uplink blocks
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
22 #define MACS_VERSION 0x09 // Dynamic mode / USF granularity = 4 blocks rework
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
23
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
24 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
25 /* Constants used by MAC-S */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
26 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
27
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
28 /* Data processing */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
29 /*-----------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
30
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
31 /* Invalid value */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
32 #define INVALID 0xFF // Non-significative value
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
33
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
34 /* No received DL blocks */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
35 #define NO_DL_BLK 0xFFFFFFFF
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
36
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
37 /* USF management */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
38 #define MASK_2SLOTS 0x3 // Mask used to read the d_usf_updated_gprs value
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
39
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
40 /* Timeslot test mask */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
41 #define MASK_SLOT0 128 // Mask used to isolate slot 0 in a 8 bit word
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
42 #define MASK_ALL_SLOTS 0xFF // Mask used to remove several timeslots
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
43
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
44 /* Multi-slot */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
45 /*------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
46
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
47 /* Number of timeslot */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
48 #define TS_NUMBER 8 // Number of timeslots
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
49 #define MAX_TS_NB 7 // Highest timeslot number
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
50
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
51 /* USF granularity */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
52 #define FOUR_BLOCKS 1 // USF monitored on blocks B0, B4, B8
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
53 #define BLOCK 0 // USF monitored on each block
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
54
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
55 /* RX - TX delay */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
56 #define RXTX_DELAY 3 // 3 timeslot dealy between downlink and uplink transfer window
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
57
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
58
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
59 /* RLC/MAC header */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
60 /*----------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
61
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
62 /* Payload and AC field reading */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
63 #define PAYLOAD_SHIFT 6 // Shift number used to isolate the payload type in the RLC/MAC header
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
64 #define PAYLOAD_MASK 0x0003
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
65 #define AC_MASK 0x0100 // Mask used to isolate the AC value in the RLC/MAC control block header
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
66
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
67 /* Payload type values for downlink RLC/MAC blocks */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
68 //TABLE/ PAYLOAD
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
69 #define DATA_BLOCK 0 //NAME/ DATA
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
70 #define CTRL_NO_OPTIONAL 1 //NAME/ CTRL OPT
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
71 #define CTRL_OPTIONAL 2 //NAME/ CTRL NO OPT
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
72 #define RESERVED 3 //NAME/ RESERVED
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
73 //END_TABLE/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
74
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
75 /* TFI field in data blocks */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
76 #define DATA_TFI_MASK 0x3e00 // Mask used to isolate the TFI field in downlink data block after one right shift
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
77 #define DATA_TFI_SHIFT 9 // Shift number used to isolate the TFI field in downlink data block header
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
78
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
79 /* TFI field in control blocks */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
80 #define CTRL_TFI_MASK 0x003e // Mask used to isolate the TFI and D fields
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
81 #define CTRL_TFI_SHIFT 1 // Shift number used to isolate the TFI field in downlink control block header
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
82 #define MASK_D 0x0001 // Mask used to isolated the D bit
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
83
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
84 /* PR field extracting */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
85 #define DATA_PR_SHIFT 14 // Data blocks
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
86 #define CTRL_PR_SHIFT 6 // Control blocks
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
87 #define PR_MASK 3 // PR <-> 2 bits
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
88
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
89 /* TFI filtering result */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
90 /*----------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
91
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
92 #define TFI_BIT_MASK 0xf9ff
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
93 #define TFI_BIT_SHIFT 9 // Shift number used to access the TFI filter bit in the block header stored in the NDB
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
94
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
95 //TABLE/ TFI RESULT
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
96 #define TFI_NOT_FILTERED 0 //NAME/ NO FILTERING
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
97 #define TFI_NOT_PRESENT 1 //NAME/ NO TFI
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
98 #define TFI_GOOD 2 //NAME/ MS
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
99 #define TFI_BAD 3 //NAME/ NOT MS
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
100 //END_TABLE/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
101
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
102 /* "time" values used when processing the power measurement gap */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
103 #define RX_SLOT 0xF0
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
104 #define TX_SLOT 0xF1
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
105
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
106 #define MAX_CLASS 12
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
107
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
108 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
109 /* Tables */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
110 /*********************************************************/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
111
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
112 #ifdef L1P_ASYN_C
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
113
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
114 /* Multi-slot class parameters */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
115 /*-----------------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
116 const T_MSCLASS_PARAMETERS MS_CLASS[MAX_CLASS+1] =
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
117 {
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
118 /*-------------------------------------------------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
119 /* RX TX SUM TTA TTB TRA TRB */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
120 /*-------------------------------------------------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
121 {0 , 0 , 0 , 0 , 0 , 0 , 0}, /* Unused */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
122 {1 , 1 , 2 , 3 , 2 , 4 , 2}, /* MS Class 1 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
123 {2 , 1 , 3 , 3 , 2 , 3 , 1}, /* MS Class 2 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
124 {2 , 2 , 3 , 3 , 2 , 3 , 1}, /* MS Class 3 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
125 {3 , 1 , 4 , 3 , 1 , 3 , 1}, /* MS Class 4 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
126 {2 , 2 , 4 , 3 , 1 , 3 , 1}, /* MS Class 5 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
127 {3 , 2 , 4 , 3 , 1 , 3 , 1}, /* MS Class 6 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
128 {3 , 3 , 4 , 3 , 1 , 3 , 1}, /* MS Class 7 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
129 {4 , 1 , 5 , 3 , 1 , 2 , 1}, /* MS Class 8 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
130 {3 , 2 , 5 , 3 , 1 , 2 , 1}, /* MS Class 9 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
131 {4 , 2 , 5 , 3 , 1 , 2 , 1}, /* MS Class 10 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
132 {4 , 3 , 5 , 3 , 1 , 2 , 1}, /* MS Class 11 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
133 {4 , 4 , 5 , 2 , 1 , 2 , 1} /* MS Class 12 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
134 };
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
135
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
136 const UWORD8 PR_CONVERSION[2][4] =
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
137 {
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
138 /*-----------------------------------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
139 /* PR field 00 01 10 11 */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
140 /*-----------------------------------------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
141 /* BTS_PWR_CTL_MODE A */ { 1 , 5 , 9 , 0 },
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
142 /* BTS_PWR_CTL_MODE B */ { 3 , 11 , 19 , 27 }
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
143 };
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
144
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
145 const UWORD8 USF_BLOCK_GRANULARITY[2] =
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
146 {
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
147 1, // One block granularity (granularity = 0)
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
148 4 // Four blocks granularity (granularity = 1)
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
149 };
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
150
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
151 #else
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
152 extern T_MSCLASS_PARAMETERS MS_CLASS[MAX_CLASS+1];
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
153 extern UWORD8 PR_CONVERSION[2][4];
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
154 extern UWORD8 USF_BLOCK_GRANULARITY[2];
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
155 #endif
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
156
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
157 /* Error type */
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
158 /*------------*/
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
159
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
160 #if MACS_STATUS
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
161 #define NEW_SET_NOT_ON_TDMA3 1 // The new_set have been setted to 1 by Layer 1 during a
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
162 // TDMA frame that isn't situated just before a new block period
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
163
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
164 #define MS_CLASS_TIME_ERROR 2 // Allocated resources doesn't respect the Trb or Ttb
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
165 // MS Class parameter
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
166 #define MS_CLASS_SUM_ERROR 3 // Allocated resources doesn't respect the Sum, Rx or
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
167 // Tx MS Class parameter
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
168 #define NO_MEAS_MAPPED 4 // No mesurement gap has been found
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
169 #define POLL_ERROR_MS_CLASS 5 // A poll response isn't transmitted because of a MS
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
170 // class parameter not respected or measurement gap
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
171 // not mapped
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
172 #define POLL_ERROR_DISCONTINUITY 6 // The poll responses have not been transmitted because
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
173 // of BCCH monitoring / SYNCHRO. change done by Layer 1
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
174 #define NO_RX_MONITORED 7 // NO timeslot can be monitored according to MS Class and
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
175 // power measurements
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
176 #endif
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
177
|