annotate blobs/patches/main-pirelli.patch @ 521:f9125919bbe4

README: update for Selenite
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 22 Jul 2018 19:10:47 +0000
parents 8dd671b7d41e
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
87
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # This patch applies to the Init_Target() function in the init.obj module in
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 # main.lib; the present version is for making TCS211 run on the Pirelli.
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 # This patch sets the same memory and peripheral chip select timings and
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 # widths as Pirelli's fw.
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 [init.obj]
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 # value goes into nCS0, nCS1 and nCS3 config registers
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 .text 66 A4
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 # the nCS2 setting in our original blob is already correct for the Pirelli
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 # value goes into nCS4 config reg
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 .text 72 A7
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 # nop out the write into 0x02700000
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 .text 128 C0
8dd671b7d41e blobs/patches: main-pirelli and main-rvtmodem patches added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18 .text 129 46