view cfg-headers/2091/chipset.cfg @ 91:a1ed3269da48

gsm_ds_pirelli_ram.template: reserve the first 0x100 bytes of IRAM
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 02 Oct 2016 16:55:59 +0000
parents 53c4389afc06
children
line wrap: on
line source

#ifndef __CHIPSET_CFG__
#define __CHIPSET_CFG__
#define ANLG_FAM 2
#define ANLG_PG 0
#define CHIPSET 10
#endif /* __CHIPSET_CFG__ */