FreeCalypso > hg > fc-selenite

annotate components/libsys_fl @ 192:4f40ae165be4

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
abb.c & init.c: sync with Magnetite for Luna additions These Luna target-specific additions are conditionalized on CONFIG_TARGET_LUNA, a C preprocessor symbol that will never be defined in Selenite, hence this change has exactly zero impact on FC Selenite. However, they are being pulled in as a sync in order to keep the diff between Magnetite and Selenite to a minimum; keeping this diff to a minimum increases our opportunities for possible evolution of future FC firmwares.
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 23 May 2020 07:03:46 +0000
parents 1155be085fc1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
87
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # gcc-only component: libsys (selective libc replacement) for flash
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
95
a23e6e011264 closer to passing link with abort, exit and __assert_func stubbed out
Mychaela Falconia <falcon@freecalypso.org>
parents: 87
diff changeset
3 ASMFLAGS=-mthumb-interwork
103
1155be085fc1 components/*: added -g to CFLAGS_gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 95
diff changeset
4 CFLAGS_gcc="-g -O2 -fno-builtin -mthumb-interwork -mthumb"
87
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 CPPFLAGS=
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 SRCDIR=$SRC/libsys
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 c_file $SRCDIR/rand.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 c_file $SRCDIR/strtok.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 c_file $SRCDIR/sprintf/float.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 c_file $SRCDIR/sprintf/integer.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 c_file $SRCDIR/sprintf/sprintf.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 c_file $SRCDIR/sprintf/vspcore.c
95
a23e6e011264 closer to passing link with abort, exit and __assert_func stubbed out
Mychaela Falconia <falcon@freecalypso.org>
parents: 87
diff changeset
15
a23e6e011264 closer to passing link with abort, exit and __assert_func stubbed out
Mychaela Falconia <falcon@freecalypso.org>
parents: 87
diff changeset
16 asm_file $SRCDIR/exitstub.S