annotate tms470/rts/rts16le_int_ram.lib @ 194:a18bf8df5fab

aci_pei.c: sync with Magnetite for (MMI != 0) There was a change in Magnetite aci3 for (MMI != 0) configuration; this config does not exist in Selenite, but this change is being pulled in as a sync in order to keep the diff between Magnetite and Selenite to a minimum.
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 23 May 2020 07:21:43 +0000
parents 17814dcf6965
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
41
17814dcf6965 tms470/rts: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 (binary:application/octet-stream)