annotate tms470/rts/rts16le_int_ram.lib @ 148:c47e2dc10134

l1_pwmgr.c & l1_cust.c: sleep logic changes from Magnetite
author Mychaela Falconia <falcon@freecalypso.org>
date Wed, 06 Feb 2019 23:15:04 +0000
parents 17814dcf6965
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
41
17814dcf6965 tms470/rts: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 (binary:application/octet-stream)