FreeCalypso > hg > fc-selenite

annotate components/libsys_fl @ 92:e42d528f3e6e

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
components/main_ir: ramvecs module now goes outside of libs
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 21 Jul 2018 00:22:35 +0000
parents 727aad1c308f
children a23e6e011264
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
87
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # gcc-only component: libsys (selective libc replacement) for flash
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 CFLAGS_gcc="-O2 -fno-builtin -mthumb-interwork -mthumb"
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 CPPFLAGS=
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 SRCDIR=$SRC/libsys
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 c_file $SRCDIR/rand.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 c_file $SRCDIR/strtok.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 c_file $SRCDIR/sprintf/float.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 c_file $SRCDIR/sprintf/integer.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 c_file $SRCDIR/sprintf/sprintf.c
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 c_file $SRCDIR/sprintf/vspcore.c