FreeCalypso > hg > fc-selenite

annotate components/libsys_ir @ 216:2be687f4476c default tip

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
l1_init.c: sync with Tourmaline: L1 recovery ABB init fix
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 31 Oct 2022 01:23:14 +0000
parents 727aad1c308f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
87
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # gcc-only component: libsys (selective libc replacement) for IRAM
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 ASMFLAGS=-mthumb-interwork
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 CPPFLAGS=
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 SRCDIR=$SRC/libsys
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
727aad1c308f components/libsys_{fl,ir}: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 asm_file $SRCDIR/bzero.S