FreeCalypso > hg > fc-selenite

annotate src/cs/layer1/include/l1_varex.h @ 216:2be687f4476c default tip

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
l1_init.c: sync with Tourmaline: L1 recovery ABB init fix
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 31 Oct 2022 01:23:14 +0000
parents d2074d1102e0
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 /************* Revision Controle System Header *************
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 * GSM Layer 1 software
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 * L1_VAREX.H
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 *
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 * Filename l1_varex.h
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 * Copyright 2003 (C) Texas Instruments
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 *
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 ************* Revision Controle System Header *************/
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 #ifdef L1_ASYNC_C
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 #if (LONG_JUMP == 3)
47
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
13 #ifdef __GNUC__
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
14 #define SECTION_ATTR __attribute__ ((section (".l1s_global")))
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
15 #else
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
16 #define SECTION_ATTR
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
17 #pragma DATA_SECTION(l1s,".l1s_global")
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
18 #pragma DATA_SECTION(l1s_dsp_com,".l1s_global")
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
19 #pragma DATA_SECTION(l1a_l1s_com,".l1s_global")
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
20 #pragma DATA_SECTION(l1s_tpu_com,".l1s_global")
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
21 #pragma DATA_SECTION(l1_config,".l1s_global")
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
22 #endif
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
23 #else
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
24 #define SECTION_ATTR
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
25 #endif
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
26
47
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
27 T_L1S_GLOBAL l1s SECTION_ATTR;
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
28 T_L1A_GLOBAL l1a;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
29
47
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
30 T_L1A_L1S_COM l1a_l1s_com SECTION_ATTR;
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
31 T_L1S_DSP_COM l1s_dsp_com SECTION_ATTR;
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
32 T_L1S_TPU_COM l1s_tpu_com SECTION_ATTR;
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
33
47
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
34 #if (L1_DYN_DSP_DWNLD == 1) // equivalent to an API_HISR flag
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
35 T_L1_API_HISR l1_apihisr;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
36 T_L1A_API_HISR_COM l1a_apihisr_com;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
37 #endif
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
38
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
39 // variables for L1 configuration
47
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
40 T_L1_CONFIG l1_config SECTION_ATTR;
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
41
d2074d1102e0 L1 data section placement: support both TMS470 and gcc
Mychaela Falconia <falcon@freecalypso.org>
parents: 0
diff changeset
42 #undef SECTION_ATTR
0
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
43
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
44 #else // L1_ASYNC_C
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
45
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
46 extern T_L1S_GLOBAL l1s;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
47 extern T_L1A_GLOBAL l1a;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
48
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
49 extern T_L1A_L1S_COM l1a_l1s_com;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
50 extern T_L1S_DSP_COM l1s_dsp_com;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
51 extern T_L1S_TPU_COM l1s_tpu_com;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
52
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
53 #if (L1_DYN_DSP_DWNLD == 1) // equivalent to an API_HISR flag
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
54 extern T_L1_API_HISR l1_apihisr;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
55 extern T_L1A_API_HISR_COM l1a_apihisr_com;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
56 #endif
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
57
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
58 // variables for L1 configuration
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
59 extern T_L1_CONFIG l1_config;
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
60 #endif
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
61
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
62
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
63 extern const UWORD8 ramBootCode[]; // dummy DSP code for boot.
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
64
b6a5e36de839 src/cs: initial import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
65