FreeCalypso > hg > fc-sim-sniff

annotate doc/Sniffing-hw-setup @ 46:43f678895a3a

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
simtrace3-sniff-rx: add some annotations to output
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 31 Aug 2023 10:01:40 +0000
parents f1c3dd2173d3
children 1068f9fd41d5
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
36
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 The hardware setup for SIM sniffing with SIMtrace3 consists of the following
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 components:
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 * The same SIMtrace FPC cables (going from a SIM socket to the 6-pin FPC
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 connector) that were originally developed for SIMtrace1/2 and are sold by
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 Sysmocom;
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 * An off-the-shelf Lattice Icestick FPGA board (sold by Digi-Key, for example)
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 that has been outfitted with header pins: the board ships with empty PTHs
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 (plated through holes) at J1, hence a small soldering job is required to
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 populate this header;
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 * Some in-between components described below.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 For the in-between components of the last bullet point above, there are 3
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 possibilities, each described in its own section below.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18 HW setup version 0
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 ==================
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
20
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
21 (works today)
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
22
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
23 The piece between the SIMtrace FPC cable from Sysmocom and the Icestick FPGA
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
24 board is the "SIMtrace FPC passive connection" adapter (design files in
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
25 boards/sim-fpc-pasv directory) from the fall of 2022. The electrical connection
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
26 from the ME/ID SIM socket to the physical SIM is direct and physically
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
27 continuous (no switches, no Heisenbugs), and a trio of FPGA I/O pins (configured
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
28 as inputs) are connected directly to this SIM bus with jumper wires.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
29
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
30 This hw setup is intended only as a very temporary prototype until we get hw
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
31 setup version 1 described below. The present hw setup version 0 works ONLY if
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
32 the ME/ID operates with class B voltage levels: if you try class A (5V), you'll
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
33 instantly damage the FPGA by grossly exceeding its Absolute Maximum Ratings
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
34 (don't do it!), and if you try class C (1.8V), the high level will fall right
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
35 between Vil_max and Vih_min, causing the FPGA to receive garbage. However, this
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
36 otherwise-unusable hw setup was good enough to prove the FPGA logic working,
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
37 using an FCDEV3B as the ME/ID, manually forced into class B operation.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
38
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
39 HW setup version 1
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
40 ==================
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
41
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
42 (coming very soon)
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
43
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
44 Compared to hw setup version 0, one extra component is added between the
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
45 sim-fpc-pasv adapter and the Icestick board: another little adapter board called
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
46 "SIMtrace-ice multivolt sniffer", design files in boards/mv-sniffer directory.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
47 The only active component on the mv-sniffer board is a Nexperia 74LVC4T3144 dual
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
48 supply logic voltage level translator IC, powered from SIM_VCC on its A side
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
49 and from Icestick board +3.3V rail on its B side.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
50
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
51 The mv-sniffer PCB is currently on its way to FreeCalypso HQ from the PCB fab
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
52 in China, and once the PCB arrives, assembly will require another trip to
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
53 Technotronix. Once we have this board assembled, we should have a working
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
54 SIMtrace3 sniffing path that is fully compatible with all 3 voltage classes,
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
55 per the original intent of SIMtrace3 project.
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
56
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
57 HW setup version 2
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
58 ==================
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
59
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
60 (a little more distant, but will be needed before wider spread)
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
61
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
62 The solution with separate sim-fpc-pasv and mv-sniffer boards is expected to be
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
63 quite inconvenient because of the number of pieces required - clutter on the lab
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
64 bench - plus poor electrical design with jumper wires between the two boards
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
65 extending the electrical length of the SIM bus before the LVC buffer. In the
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
66 fully polished version of SIMtrace3, these two adapter boards will need to be
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
67 combined into one. The final SIMtrace3 sniffer pod is expected to be a single
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
68 board (still very simple and low cost) featuring the following components:
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
69
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
70 1) SIMtrace FPC connector
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
71 2) SIM socket
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
72 3) 74LVC4T3144 buffer IC
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
73 4) SIM bus solidly connected between components 1, 2 and 3
f1c3dd2173d3 doc/Sniffing-hw-setup: document written
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
74 5) A header for FPGA board connection, wired to the 'B' side of component 3