FreeCalypso > hg > fc-sim-sniff
annotate fpga/Makefile @ 35:695ca51e1564
doc/Sniffer-FPGA-design: update for finished work
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Wed, 30 Aug 2023 01:09:00 +0000 |
parents | 8be0b96b7c8d |
children |
rev | line source |
---|---|
29
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 SUBDIR= sniffer-basic sniffer-pps |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
2 |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
3 all: ${SUBDIR} |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
4 |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 ${SUBDIR}: FRC |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6 cd $@; ${MAKE} ${MFLAGS} |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8 clean: FRC |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9 rm -f a.out core errs |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
10 for i in ${SUBDIR}; do (cd $$i; ${MAKE} ${MFLAGS} clean); done |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
11 |
8be0b96b7c8d
fpga: add top Makefile across projects
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
12 FRC: |