FreeCalypso > hg > fc-sim-sniff

view .hgignore @ 8:7cab8e0dd937

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
FPGA Makefile: yosys-wrap installed on Mother's system
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 21 Aug 2023 00:55:33 +0000
parents beeda5368a77
children 00229623ca81
line wrap: on
line source

syntax: regexp

\.csv$
\.txt$
\.unet$
\.ps$
\.pdf$

\.asc$
\.bin$
\.json$
\.rpt$

^boards/mv-sniffer/src/elements\.pcb$

^boards/sim-fpc-pasv/pcb/gerbers\.
^boards/sim-fpc-pasv/src/elements\.pcb$