FreeCalypso > hg > fc-sim-sniff
graph
-
FPGA build: include yosys-wrap in this repository20 months ago, by Mychaela Falconia
-
doc/Sniffer-FPGA-design: update for first implementation20 months ago, by Mychaela Falconia
-
.hgignore: add mv-sniffer gerber files20 months ago, by Mychaela Falconia
-
boards/mv-sniffer/pcb: add Makefile20 months ago, by Mychaela Falconia
-
boards/mv-sniffer: PCB layout done20 months ago, by Mychaela Falconia
-
FPGA Makefile: generate timing.rpt20 months ago, by Mychaela Falconia
-
FPGA Makefile: generate pnr.rpt20 months ago, by Mychaela Falconia
-
fpga/sniffer-basic/top.v: correct SIM_RST polarity for LED20 months ago, by Mychaela Falconia
-
fpga/sniffer-basic/sniff_rx.v: typo in signal name20 months ago, by Mychaela Falconia
-
FPGA Makefile: capture yosys stdout20 months ago, by Mychaela Falconia
-
FPGA Makefile: yosys-wrap installed on Mother's system20 months ago, by Mychaela Falconia
-
.hgignore: add FPGA build products20 months ago, by Mychaela Falconia
-
fpga/sniffer-basic: initial version20 months ago, by Mychaela Falconia
-
doc: add ISO7816-specs pointer article20 months ago, by Mychaela Falconia
-
doc: describe proposed FPGA design20 months ago, by Mychaela Falconia
-
boards/mv-sniffer/src: generate elements.pcb20 months ago, by Mychaela Falconia
-
boards/mv-sniffer/src: components bound to MCL20 months ago, by Mychaela Falconia
-
beginning of mv-sniffer adapter board design20 months ago, by Mychaela Falconia
-
starting project with README and sim-fpc-pasv adapter21 months ago, by Mychaela Falconia