fc-sim-sniff: revision graph

graph

less more | rev 10: (0) -3 +3 +10 +30 tip

fpga/sniffer-basic/sniff_rx.v: typo in signal name
Mon, 21 Aug 2023 01:05:25 +0000, by Mychaela Falconia
FPGA Makefile: capture yosys stdout
Mon, 21 Aug 2023 01:00:16 +0000, by Mychaela Falconia
FPGA Makefile: yosys-wrap installed on Mother's system
Mon, 21 Aug 2023 00:55:33 +0000, by Mychaela Falconia

less more | rev 10: (0) -3 +3 +10 +30 tip