annotate duart28c/src/U7.slotmap @ 82:803667312307

sim-fpc-pasv: schem+BOM design complete
author Mychaela Falconia <falcon@freecalypso.org>
date Tue, 25 Oct 2022 06:13:01 +0000
parents 5bdd24aae51e
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
50
5bdd24aae51e duart28c: new parts added to netlist
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #instance slot
5bdd24aae51e duart28c: new parts added to netlist
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 app.bctl.buf_CTL1 1
5bdd24aae51e duart28c: new parts added to netlist
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 app.bctl.buf_CTL2 2
5bdd24aae51e duart28c: new parts added to netlist
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 app.bctl.od_buf_common