annotate duart28c/src/74LVC2G07.pinout @ 59:d5d14b426faa

lunalcd2: structural Verilog source captured
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 25 Jun 2021 18:44:11 +0000
parents ca7313dcab02
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
48
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #pin name pin number
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 A:1 1
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 GND 2
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 A:2 3
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 Y:2 4
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 Vcc 5
ca7313dcab02 duart28c: 74LVC2G07 pinout captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 Y:1 6