FreeCalypso > hg > fc-small-hw
annotate lunalcd2/src/Makefile @ 59:d5d14b426faa
lunalcd2: structural Verilog source captured
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Fri, 25 Jun 2021 18:44:11 +0000 |
parents | |
children | 38c713964bb7 |
rev | line source |
---|---|
59
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 VSRCS= vsrc/MAX1916.v vsrc/bl_current_sink.v vsrc/board.v \ |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
2 vsrc/current_select.v vsrc/lcd_module.v |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
3 NETS= sverp.unet |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
4 |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 all: ${NETS} |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6 |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 sverp.unet: ${VSRCS} primitives Makefile |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8 ueda-sverp -o $@ ${VSRCS} |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9 |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
10 clean: |
d5d14b426faa
lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
11 rm -f *.unet *.txt *.csv errs elements.pcb |