comparison duart28/src/vsrc/regulator_ic.v @ 23:22aba3a61a4b

duart28: vsrc passes sverp
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 13 Jun 2020 06:38:05 +0000
parents
children
comparison
equal deleted inserted replaced
22:43097651a26d 23:22aba3a61a4b
1 module regulator_ic (IN, OUT, GND, EN);
2
3 input IN, GND, EN;
4 output OUT;
5
6 pkg_5pin pkg ( .pin_1(IN),
7 .pin_2(GND),
8 .pin_3(EN),
9 .pin_4(), /* no connect */
10 .pin_5(OUT)
11 );
12
13 endmodule