comparison duart28c/src/Makefile @ 59:d5d14b426faa

lunalcd2: structural Verilog source captured
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 25 Jun 2021 18:44:11 +0000
parents 208ee1f4201c
children
comparison
equal deleted inserted replaced
58:99328e0ff61a 59:d5d14b426faa