FreeCalypso > hg > fc-small-hw
diff duart28/src/vsrc/target_if.v @ 23:22aba3a61a4b
duart28: vsrc passes sverp
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Sat, 13 Jun 2020 06:38:05 +0000 |
parents | |
children |
line wrap: on
line diff
--- /dev/null Thu Jan 01 00:00:00 1970 +0000 +++ b/duart28/src/vsrc/target_if.v Sat Jun 13 06:38:05 2020 +0000 @@ -0,0 +1,36 @@ +/* This module captures our target interfaces. */ + +module target_if (GND, UART0_TxD, UART0_RxD, UART0_RTS, UART0_CTS, + UART0_DTR, UART0_DSR, UART0_DCD, UART0_RI, + UART1_TxD, UART1_RxD); + +input GND; + +input UART0_TxD, UART0_RTS, UART0_DTR; +output UART0_RxD, UART0_CTS, UART0_DSR, UART0_DCD, UART0_RI; + +input UART1_TxD; +output UART1_RxD; + +/* main DUART signal set header */ + +header_10pin main_if ( .pin_1(GND), + .pin_2(GND), + .pin_3(UART1_RxD), + .pin_4(UART0_RxD), + .pin_5(UART1_TxD), + .pin_6(UART0_TxD), + .pin_7(UART0_DCD), + .pin_8(UART0_CTS), + .pin_9(UART0_DTR), + .pin_10(UART0_RTS) + ); + +/* auxiliary DSR and RI */ + +header_3pin aux_if (.pin_1(GND), + .pin_2(UART0_DSR), + .pin_3(UART0_RI) + ); + +endmodule