view lunalcd2/src/vsrc/current_select.v @ 70:000411b39576

lunalcd2/src/Makefile: generate BOM outputs
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 26 Jun 2021 21:16:48 +0000
parents d5d14b426faa
children
line wrap: on
line source

module current_select (Vio, SET);

input Vio;
output SET;

wire sw_1mA, sw_2mA, sw_4mA, sw_8mA;

pkg_DIP_SW_x4 dipsw (	.pin_1(Vio),
			.pin_2(sw_8mA),
			.pin_3(Vio),
			.pin_4(sw_4mA),
			.pin_5(Vio),
			.pin_6(sw_2mA),
			.pin_7(Vio),
			.pin_8(sw_1mA)
	);

resistor R_1mA (sw_1mA, SET);
resistor R_2mA (sw_2mA, SET);
resistor R_4mA (sw_4mA, SET);
resistor R_8mA (sw_8mA, SET);

endmodule