view duart28/src/vsrc/regulator_with_caps.v @ 32:0ce4b2fb0f11

duart28 MCL: resistors captured
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 04 Jul 2020 23:37:47 +0000
parents 22aba3a61a4b
children
line wrap: on
line source

module regulator_with_caps (GND, IN, OUT);

input GND, IN;
output OUT;

regulator_ic reg (.IN(IN),
		  .OUT(OUT),
		  .GND(GND),
		  .EN(IN)
	);

capacitor input_cap (IN, GND);
capacitor output_cap (OUT, GND);

endmodule