view duart28/src/Makefile @ 65:717d76dce0d4

lunalcd2.pcb complete except for DRC
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 25 Jun 2021 22:52:20 +0000
parents ace9b7659f7f
children
line wrap: on
line source

VSRCS=	vsrc/FT2232D_block.v vsrc/FT2232D_chip.v vsrc/USB_block.v \
	vsrc/application_block.v vsrc/board.v vsrc/eeprom_93Cx6_16bit.v \
	vsrc/regulator_ic.v vsrc/regulator_with_caps.v vsrc/target_if.v \
	vsrc/usb_conn.v
BOMS=	tallied-bom.txt tallied-bom.csv comptab.txt
NETS=	sverp.unet bound.unet pcb-netlist.txt

all:	${BOMS} ${NETS} elements.pcb

tallied-bom.txt:	MCL
	ueda-mkbom -cr > $@

tallied-bom.csv:	MCL
	ueda-csvbom > $@

comptab.txt:	MCL
	ueda-shortbom > $@

elements.pcb:	MCL
	ueda-getfps -ch | ueda-runm4 > $@

sverp.unet:	${VSRCS} primitives Makefile
	ueda-sverp -o $@ ${VSRCS}

bound.unet:	MCL sverp.unet U5.slotmap U6.slotmap
	unet-bind -c sverp.unet $@

pcb-netlist.txt:	bound.unet
	unet2pcb bound.unet $@

clean:
	rm -f *.unet *.txt *.csv errs elements.pcb