FreeCalypso > hg > fc-small-hw
view duart28c/src/vsrc/regulator_with_caps.v @ 82:803667312307
sim-fpc-pasv: schem+BOM design complete
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Tue, 25 Oct 2022 06:13:01 +0000 |
parents | d80978bd645e |
children |
line wrap: on
line source
module regulator_with_caps (GND, IN, OUT); input GND, IN; output OUT; regulator_ic reg (.IN(IN), .OUT(OUT), .GND(GND), .EN(IN) ); capacitor input_cap (IN, GND); capacitor output_cap (OUT, GND); endmodule