view fc-uja/schem+bom/vsrc/regulator_with_caps.v @ 1:a60bab8abfa0

.hgignore added, based on freecalypso-schem version
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 21 Oct 2019 01:02:20 +0000
parents 0f9bdd60ce50
children
line wrap: on
line source

module regulator_with_caps (GND, IN, OUT);

input GND, IN;
output OUT;

regulator_ic reg (.IN(IN),
		  .OUT(OUT),
		  .GND(GND),
		  .EN(IN)
	);

capacitor input_cap (IN, GND);
capacitor output_cap (OUT, GND);

endmodule