FreeCalypso > hg > fc-small-hw
graph
-
lunalcd2.pcb almost completeFri, 25 Jun 2021 22:31:24 +0000, by Mychaela Falconia
-
lunalcd2.pcb startedFri, 25 Jun 2021 20:29:36 +0000, by Mychaela Falconia
-
lunalcd2/src/Makefile: generate elements.pcbFri, 25 Jun 2021 19:11:21 +0000, by Mychaela Falconia
-
lunalcd2/src/Makefile: generate pcb-netlist.txtFri, 25 Jun 2021 19:08:13 +0000, by Mychaela Falconia
-
lunalcd2: MCL binding completeFri, 25 Jun 2021 19:01:35 +0000, by Mychaela Falconia
-
lunalcd2: structural Verilog source capturedFri, 25 Jun 2021 18:44:11 +0000, by Mychaela Falconia
-
lunalcd2: footprint for the DIP switch packFri, 25 Jun 2021 17:12:02 +0000, by Mychaela Falconia