log lunalcd2/src/vsrc/board.v @ 72:c2a3670c7aca

age author description
Fri, 25 Jun 2021 18:44:11 +0000 Mychaela Falconia lunalcd2: structural Verilog source captured base lunalcd1/src/schem.v@0fd5e704e9b9