annotate targets/pirelli.conf @ 300:edcb8364d45b

L1: resurrect TCH tap feature In this new incarnation of our TCH tap feature, we support DL sniffing in all 3 of FR1, HR1 and EFR, and the new implementation will capture every 20 ms frame where the old one silently skipped a frame (sent nothing) during FACCH stealing. The wire interface on RVTMUX changed slightly, and fc-shell tch record will need to be updated to support the new version. TCH UL play or substitution is supported for FR1 and EFR only; support for HR1 can be added later if needed.
author Mychaela Falconia <falcon@freecalypso.org>
date Tue, 13 Dec 2022 02:44:01 +0000
parents e17bdedfbf2b
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
32
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_flash.template
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 RAM_LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_ram.template
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 FLASH_BASE_ADDR=0
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 FLASH_SECTOR_SIZE=0x40000
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
7ce079c7c5dd targets/*.conf: adapted from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 FCHG_STATE=1
294
e17bdedfbf2b VIBR SWE initial implementation
Mychaela Falconia <falcon@freecalypso.org>
parents: 32
diff changeset
7 VIBR_STATE=1