FreeCalypso > hg > fc-tourmaline
view src/cs/drivers/drv_app/r2d/uwire.h @ 273:5caa86ee2cfa
enable L1_NEW_AEC in l1_confg.h (bold change)
The AEC function implemented in DSP ROM 3606 on the Calypso silicon
we work with is the one that corresponds to L1_NEW_AEC; the same holds
for DSP 34 and even for DSP 33 with more recent patch versions.
However, TI shipped their TCS211 reference fw with L1_NEW_AEC set to 0,
thus driving AEC the old way if anyone tried to enable it, either via
AT%Nxxxx or via the audio mode facility. As a result, the fw would
try to control features which no longer exist in the DSP (long vs short
echo and the old echo suppression level bits), while providing no way
to tune the 8 new parameter words added to the DSP's NDB page.
The only sensible solution is to bite the bullet and enable L1_NEW_AEC
in L1 config, with fallout propagating into RiViera Audio Service
T_AUDIO_AEC_CFG structure and into /aud/*.cfg binary file format.
The latter fallout will be addressed in further code changes.
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Thu, 29 Jul 2021 18:32:40 +0000 |
parents | 4e78acac3d88 |
children |
line wrap: on
line source
/** @file: uwire.h @author Davide Carpegna @version 1.0 Purpose: Driver for the uwire HD module */ /* Date Modification ------------------------------------ 09/22/2000 Create 10/18/2001 Updated for R2D by Christophe Favergeon (C) Copyright 2000 by Texas Instruments Incorporated, All Rights Reserved */ #ifndef _UWIRE_H_ #define _UWIRE_H_ #define MEM_UWIRE 0xFFFE4000 #define TDR (MEM_UWIRE) #define RDR (MEM_UWIRE) #define CSR (MEM_UWIRE+0x02) #define SR1 (MEM_UWIRE+0x04) #define SR2 (MEM_UWIRE+0x06) #define SR3 (MEM_UWIRE+0x08) #define INDEX_CS1 (1 << 10) #define NB_BITS_WR_8 (1 << 8 ) #define INDEX_CS0 0 #define NB_BITS_WR_9 (9 << 5) #define CS_CMD (1 << 12) #define START (1 << 13) #define CS1_EDGE_RD (1 << 6) #define CS1_FRQ_FINT_4 (1 << 9) #define CS0_FRQ_FINT_2 0 #define CS0_FRQ_FINT_4 (1 << 3) #define SR3_CLK_EN 1 #define CSRB ( 1<<14 ) #define IO_SEL0 0xFFFEF008 #define IO_SEL 0xFFFEF00A #define GPIO_INOUT 0xFFFE4804 #define GPIO_OUT 0xFFFE4802 #define CNTL_RST 0xFFFFFD04 #ifdef _WINDOWS #ifdef __cplusplus extern "C" { #endif #endif // prototypes of uwire functions for lcd BOOLEAN lcd_polling(void); void lcd_transmit_cmd(UINT8 cmd); void uwire_init_lcd(void); // Defined only for board void lcd_transmit_data(UINT8 data); // Defined only for PC void lcd_refresh(void); void lcd_set_pos(unsigned char x,unsigned char y); void* lcd_get_dc(void); #ifdef _WINDOWS #ifdef __cplusplus } #endif #endif #endif /*_UWIRE_H_*/