view cdg-hybrid/cdginc/p_rrlc.val @ 72:7bf39f5e834d

backlight control on Luna: switch PWL instead of LEDB This change is preliminary toward upcoming rework of backlight control logic in our UI firmware. LEDB does not exist on Tango-based platforms (it is not brought out on Tango modules), thus turning it on and off produces absolutely no effect beyond making L1 disable deep sleep when LEDB is turned on. However, both iWOW DSK and our upcoming FC Caramel2 boards have a PWL LED, so let's switch that LED on and off to indicate the state of the UI firmware's backlight control. Note that we are NOT switching the actual Luna LCD backlight here, even though it is trivially controlled with a GPIO. The reason for this seemingly strange choice is that we don't want to turn this development board LCD backlight off until we bring the higher-level backlight control logic up to par, including new logic to "swallow" the first keypress that turns on the darkened LCD.
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 24 Oct 2020 07:39:54 +0000
parents 35f7a1dc9f7d
children
line wrap: on
line source

/*
+--------------------------------------------------------------------------+
| PROJECT : PROTOCOL STACK                                                 |
| FILE    : p_rrlc.val                                                     |
| SOURCE  : "sap\rrlc.pdf"                                                 |
| LastModified : "2002-10-11"                                              |
| IdAndVersion : "8443.101.02.008"                                         |
| SrcFileTime  : "Thu Nov 29 09:52:52 2007"                                |
| Generated by CCDGEN_2.5.5A on Fri Oct 14 21:41:52 2016                   |
|           !!DO NOT MODIFY!!DO NOT MODIFY!!DO NOT MODIFY!!                |
+--------------------------------------------------------------------------+
*/

/* PRAGMAS
 * PREFIX                 : NONE
 * COMPATIBILITY_DEFINES  : NO (require PREFIX)
 * ALWAYS_ENUM_IN_VAL_FILE: NO
 * ENABLE_GROUP: NO
 * CAPITALIZE_TYPENAME: NO
 */


#ifndef P_RRLC_VAL
#define P_RRLC_VAL


#define CDG_ENTER__P_RRLC_VAL

#define CDG_ENTER__FILENAME _P_RRLC_VAL
#define CDG_ENTER__P_RRLC_VAL__FILE_TYPE CDGINC
#define CDG_ENTER__P_RRLC_VAL__LAST_MODIFIED _2002_10_11
#define CDG_ENTER__P_RRLC_VAL__ID_AND_VERSION _8443_101_02_008

#define CDG_ENTER__P_RRLC_VAL__SRC_FILE_TIME _Thu_Nov_29_09_52_52_2007

#include "CDG_ENTER.h"

#undef CDG_ENTER__P_RRLC_VAL

#undef CDG_ENTER__FILENAME


/*
 * Value constants for VAL_cause
 */
#define LCS_OK                         (0x0)      /* no error                       */
#define LCS_WRONG_BTS                  (0xa)      /* Serving Cell BTS differs from Reference BTS */
#define LCS_HANDOVER                   (0x14)     /* handover occured during Position Measurement procedure */

/*
 * Value constants for VAL_sb_flag
 */
#define EOTD_INVALID                   (0x0)      /* invalid data                   */
#define EOTD_VALID                     (0x1)      /* valid data                     */

/*
 * Value constants for VAL_eotd_mode
 */
#define EOTD_IDLE                      (0x0)      /* Idle mode                      */
#define EOTD_DEDIC                     (0x1)      /* Dedicated or packet mode       */

/*
 * Value constants for VAL_exp_otd
 */

/*
 * Value constants for VAL_fn
 */
#define FNMAX                          (0x297000) /* max Frame Number + 1 (26*51*2048) */

/*
 * Value constants for VAL_mfrm_offset
 */

/*
 * Value constants for VAL_otd_type
 */
#define ROUGH_RTD                      (0x0)      /* only rough RTD has been provided by the NW */
#define EXPECTED_OTD                   (0x1)      /* only expectedOTD has been provided by the NW */
#define BOTH_OTD                       (0x2)      /* Both OTD / RTD types have been provided by the NW */

/*
 * Value constants for VAL_rough_rtd
 */

/*
 * Value constants for VAL_tav
 */
#define TA_NOT_AVAIL                   (0xff)     /* no Timing Advance in Idle Mode */

/*
 * Value constants for VAL_uncertainty
 */
#define UNC_MAX_2BIT                   (0x0)      /* uncertainty in bits. 0 - 2 bits */
#define UNC_MAX_4BIT                   (0x1)      /* uncertainty in bits. 3 - 4 bits */
#define UNC_MAX_8BIT                   (0x2)      /* uncertainty in bits. 5 - 8 bits */
#define UNC_MAX_12BIT                  (0x3)      /* uncertainty in bits. 9 - 12 bits */
#define UNC_MAX_16BIT                  (0x4)      /* uncertainty in bits. 13 - 16 bits */
#define UNC_MAX_22BIT                  (0x5)      /* uncertainty in bits. 17 - 22 bits */
#define UNC_MAX_30BIT                  (0x6)      /* uncertainty in bits. 23 - 30 bits */
#define UNC_GT_30BIT                   (0x7)      /* uncertainty in bits.  > 30 bits */

/*
 * user defined constants
 */
#define MAX_NCELL_EOTD_L1              (0xc)      
#define MAX_NCELL_EOTD                 (0xf)      
#define MAX_NCELL_EOTD_SI              (0x20)     
#define XCOR_NO                        (0x12)     

#include "CDG_LEAVE.h"


#endif