view src/cs/riviera/rvt/rvt_pool_size.h @ 300:edcb8364d45b

L1: resurrect TCH tap feature In this new incarnation of our TCH tap feature, we support DL sniffing in all 3 of FR1, HR1 and EFR, and the new implementation will capture every 20 ms frame where the old one silently skipped a frame (sent nothing) during FACCH stealing. The wire interface on RVTMUX changed slightly, and fc-shell tch record will need to be updated to support the new version. TCH UL play or substitution is supported for FR1 and EFR only; support for HR1 can be added later if needed.
author Mychaela Falconia <falcon@freecalypso.org>
date Tue, 13 Dec 2022 02:44:01 +0000
parents 4e78acac3d88
children
line wrap: on
line source

/**
 * @file	rvt_pool_size.h
 *
 * Declarations of:
 * - the memory bank sizes and their watermark
 * - the SWE stack size
 * - the pool size needed (generally the sum of memory bank and stack sizes)
 *
 * @author	Vincent Oberle
 * @version 0.1
 */

/*
 * History:
 *
 *	Date       	Author					Modification
 *	-------------------------------------------------------------------
 *	07/08/2003	Vincent Oberle			Extracted from rvf_pool_size.h
 *
 * (C) Copyright 2003 by Texas Instruments Incorporated, All Rights Reserved
 */

#ifndef __RVT_POOL_SIZE_H_
#define __RVT_POOL_SIZE_H_


#ifndef _WINDOWS
  #include "rv.cfg"
  #include "swconfig.cfg"
#endif


/*
 * Values used in rvt_def_i.h
 */
#define TRACE_STACK_SIZE (2000)

#if (TEST==1)
  #define TRACE_MB1_SIZE (750000) /*(25000)*/
#elif (!GSMLITE)
  #define TRACE_MB1_SIZE (25000)
#else
  #define TRACE_MB1_SIZE (4000)
#endif

#define TRACE_POOL_SIZE  (TRACE_STACK_SIZE + TRACE_MB1_SIZE)


#endif /*__RVT_POOL_SIZE_H_*/