FreeCalypso > hg > fc-tourmaline

view src/gpf/ccd/ccd_inc.mk @ 268:f2e52cab0a73

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
abb_inth.c: check all interrupt causes, not just one The original code used if - else if - else if etc constructs, thus the first detected interrupt was the only one handled. However, Iota ITSTATREG is a clear-on-read register, thus if we only handle the first detected interrupt and skip checking the others, then the other interrupts will be lost, if more than one interrupt happened to occur in one ABB interrupt handling cycle - a form of rare race condition. Change the code to check all interrupts that were read in this cycle.
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 13 Jun 2021 18:17:53 +0000
parents 4e78acac3d88
children
line wrap: on
line source

#----------------------------------------------------------------------------- 
#  Project :  
#  Modul   :  ccd_inc.mk
#----------------------------------------------------------------------------- 
#  Copyright 2002 Texas Instruments Berlin, AG 
#                 All rights reserved. 
# 
#                 This file is confidential and a trade secret of Texas 
#                 Instruments Berlin, AG 
#                 The receipt of or possession of this file does not convey 
#                 any rights to reproduce or disclose its contents or to 
#                 manufacture, use, or sell anything it may describe, in 
#                 whole, or in part, without the specific written consent of 
#                 Texas Instruments Berlin, AG. 
#----------------------------------------------------------------------------- 
# Purpose : Some general definition also used in CCD\util.
#----------------------------------------------------------------------------- 

#-------------------------Suffixes for the name of the output file
#---------e.g. ccd_tr_rt_po_db.lib

ifdef TOOL_CHOICE
  TSDIR:=/ts$(TOOL_CHOICE)
  tsTail  :=_ts$(TOOL_CHOICE)
else
  TSDIR:=
endif

ifeq ($(TRACE), 1)
   trTail :=_tr
   TRACEDIR=/trace
else 
   trTail:=
   TRACEDIR=
endif

ifeq ($(MEMSUPER), 1)
  PSDIR=/ps
  pstail :=_ps
else
  PSDIR=
  pstail:=
endif

ifeq ($(DEBUG), 1)
   DEBUGDIR=/debug
   dbTail :=_db
else 
   DEBUGDIR=
   dbTail:=
endif

SECTION=
secTail=
ifeq ($(RUN_FLASH), 1)
  SECTION=/fl
  secTail:=_fl
endif
ifeq ($(RUN_INT_RAM), 1)
  SECTION=/ir
  secTail:=_ir
endif

ifeq ($(TARGET), nuc)
   tTail :=_na7
   ifeq ($(PLATFORM), arm7)
      tTail :=_na7
      ifeq ($(DYNARR), 1)
        DADIR=/da
        datail :=_da
      else
        DADIR=
        datail:=
      endif
   else
      ifeq ($(PLATFORM), arm9)
         tTail :=_na9
      else
        ifeq ($(PLATFORM), pc)
           tTail :=_npc
        endif #pc
      endif #arm9
   endif #arm7
else
   ifeq ($(TARGET), win32)
     tTail :=_wn
   else
     ifeq ($(TARGET), linuxpc)
      tTail :=_lpc
      OSENV=sus
     else
       ifeq ($(TARGET), rtlpc)
        tTail :=_rlp
        OSENV=sus
        RTL_VERSION=2.0
        RTL_DIR=/opt/rtldk-$(RTL_VERSION)/rtlinuxpro
        include $(RTL_DIR)/rtl.mk
       else
         ifeq ($(TARGET), linuxarm)
          tTail :=_la9
          OSENV=sus
          else
           ifeq ($(TARGET), solsparc)
            tTail :=_ssp
            OSENV=sus
            BYTESEX=motorola
           endif #solsparc
         endif #linuxarm
       endif #rtlpc
     endif #linuxpc
   endif #win32  
endif #nuc

XXX:=$(tTail)$(trTail)$(dbTail)$(pstail)$(datail)$(secTail)$(tsTail)