FreeCalypso > hg > freecalypso-reveng
annotate gtm900/fw-reg-config @ 335:10d62a3bfeec
frbl2test: L command addr and nwords need to be sent in LE byte order
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Sat, 07 Mar 2020 05:56:32 +0000 |
parents | 6791499809e0 |
children |
rev | line source |
---|---|
292
6791499809e0
gtm900/fw-reg-config: note that the main config regs are as expected
Mychaela Falconia <falcon@freecalypso.org>
parents:
291
diff
changeset
|
1 Reading the ASIC_CONF_REG, IO_CONF_REG and IO_CNTL_REG registers via ETM when |
6791499809e0
gtm900/fw-reg-config: note that the main config regs are as expected
Mychaela Falconia <falcon@freecalypso.org>
parents:
291
diff
changeset
|
2 the firmware is running shows the same values that are set by the Init_Target() |
6791499809e0
gtm900/fw-reg-config: note that the main config regs are as expected
Mychaela Falconia <falcon@freecalypso.org>
parents:
291
diff
changeset
|
3 code we have disassembled. |
6791499809e0
gtm900/fw-reg-config: note that the main config regs are as expected
Mychaela Falconia <falcon@freecalypso.org>
parents:
291
diff
changeset
|
4 |
291
7d0b9a3de444
gtm900/fw-reg-config note added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 When the firmware is running, reading the ARMIO_LATCH_OUT register via ETM |
7d0b9a3de444
gtm900/fw-reg-config note added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6 returns 0x3F07, i.e., GPIO outputs 0, 1 and 2 (RI, DSR, DCD) are 1s, meaning |
7d0b9a3de444
gtm900/fw-reg-config note added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 modem control signals inactive. |
7d0b9a3de444
gtm900/fw-reg-config note added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8 |
7d0b9a3de444
gtm900/fw-reg-config note added
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9 APCOFF register setting in the Iota ABB is 0x070, same as in our reference fw. |