FreeCalypso > hg > freecalypso-reveng
annotate se_k200i/reg-read @ 408:14302e075f37 default tip
hr-bits: further conditionalize SID-1-diff
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Mon, 22 Jul 2024 10:06:38 +0000 |
parents | 421273705a75 |
children |
rev | line source |
---|---|
397
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 Register reads made with fc-tmsh against original fw: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
2 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
3 MEMIF block: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
4 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 FFFF:FB00 = 0x00A4 (nCS0) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6 FFFF:FB02 = 0x00A5 (nCS1) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 FFFF:FB04 = 0x00A4 (nCS2) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8 FFFF:FB06 = 0x00A5 (nCS3) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9 FFFF:FB08 = 0x0040 (nCS7) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
10 FFFF:FB0A = 0x0285 (nCS4) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
11 FFFF:FB0C = 0x00C0 (nCS6) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
12 FFFF:FB0E = 0x002A (API-RHEA ctrl) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
13 FFFF:FB10 = 0x0300 (Extra ctrl, boot mapping) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
14 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
15 Config regs: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
16 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
17 FFFE:F004 = 0x0000 (DSP_CONF_REG) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
18 FFFE:F006 = 0x0008 (ARM_CONF_REG: ADD22 set) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
19 FFFE:F008 = 0x3050 (ASIC_CONF_REG) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
20 FFFE:F00A = 0x03FD (IO_CONF_REG: all GPIO except SIM_PWCTRL) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
21 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
22 DPLL & clock ctrl: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
23 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
24 FFFF:9800 = 0x2413 (DPLL multiplies by 8) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
25 FFFF:FD00 = 0xF0A1 (ARM clock is /2) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
26 FFFF:FD02 = 0xFF85 (VTCXO_DIV2 set) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
27 FFFF:FD04 = 0xFFFD (DSP out of reset) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
28 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
29 ARMIO block: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
30 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
31 FFFE:4802 = 0x1F87 (ARMIO_LATCH_OUT) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
32 FFFE:4804 = 0xC060 (IO_CNTL_REG) |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
33 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
34 Iota registers: |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
35 |
421273705a75
se_k200i/reg-read: new data capture
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
36 APCOFF = 0x07F |