FreeCalypso > hg > freecalypso-reveng

changeset 245:9cd7fa86da47

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
pirelli/fw-disasm: l1_initialize() located
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 23 Dec 2017 23:26:06 +0000
parents f40f069b0d06
children b2002dcbad3d
files pirelli/fw-disasm
diffstat 1 files changed, 58 insertions(+), 0 deletions(-) [+]
line wrap: on
line diff
--- a/pirelli/fw-disasm	Sat Dec 23 16:38:50 2017 +0000
+++ b/pirelli/fw-disasm	Sat Dec 23 23:26:06 2017 +0000
@@ -481,6 +481,55 @@
    406d0:	1afffffb	bne	0x406c4
    406d4:	e8bd8001	ldmia	sp!, {r0, pc}
 
+$l1_initialize:
+  31c6e4:	b530		push	{r4, r5, lr}
+  31c6e6:	1c04		add	r4, r0, #0
+  31c6e8:	483f		ldr	r0, =0x803f48	; via 0x31c7e8
+  31c6ea:	7800		ldrb	r0, [r0, #0]
+  31c6ec:	2800		cmp	r0, #0
+  31c6ee:	d101		bne	0x31c6f4
+  31c6f0:	f59f fdd1	bl	0xbc296
+  31c6f4:	4968		ldr	r1, =0x8029a4	; via 0x31c898
+  31c6f6:	4865		ldr	r0, =0x15a4	; via 0x31c88c
+  31c6f8:	2500		mov	r5, #0
+  31c6fa:	5445		strb	r5, [r0, r1]
+  31c6fc:	f0c6 fbf6	bl	0x3e2eec
+  31c700:	481c		ldr	r0, =0x802868	; via 0x31c774
+  31c702:	7821		ldrb	r1, [r4, #0]
+  31c704:	7001		strb	r1, [r0, #0]
+  31c706:	213d		mov	r1, #61	; 0x3d
+  31c708:	7922		ldrb	r2, [r4, #4]
+  31c70a:	540a		strb	r2, [r1, r0]
+  31c70c:	88e1		ldrh	r1, [r4, #6]
+  31c70e:	87c1		strh	r1, [r0, #62]	; 0x3e
+  31c710:	21c0		mov	r1, #192	; 0xc0
+  31c712:	540d		strb	r5, [r1, r0]
+  31c714:	22c1		mov	r2, #193	; 0xc1
+  31c716:	2101		mov	r1, #1
+  31c718:	5411		strb	r1, [r2, r0]
+  31c71a:	22c2		mov	r2, #194	; 0xc2
+  31c71c:	5411		strb	r1, [r2, r0]
+  31c71e:	22c3		mov	r2, #195	; 0xc3
+  31c720:	5411		strb	r1, [r2, r0]
+  31c722:	495e		ldr	r1, =0x802228	; via 0x31c89c
+  31c724:	7a22		ldrb	r2, [r4, #8]
+  31c726:	700a		strb	r2, [r1, #0]
+  31c728:	68e2		ldr	r2, [r4, #12]	; 0xc
+  31c72a:	604a		str	r2, [r1, #4]
+  31c72c:	213c		mov	r1, #60	; 0x3c
+  31c72e:	78e2		ldrb	r2, [r4, #3]
+  31c730:	540a		strb	r2, [r1, r0]
+  31c732:	f0dd fce3	bl	0x3fa0fc	; $Cust_init_std
+  31c736:	f0dd fce9	bl	0x3fa10c	; $Cust_init_params
+  31c73a:	f7ff ffb2	bl	0x31c6a2	; $l1_dpll_init_var
+  31c73e:	f0dc fd8d	bl	0x3f925c	; $dsp_power_on
+  31c742:	f7ff fc78	bl	0x31c036	; $l1_abb_power_on
+  31c746:	f7ff fc68	bl	0x31c01a	; $l1_tpu_init
+  31c74a:	f7ff fb47	bl	0x31bddc	; $l1_dsp_init
+  31c74e:	f7ff fdf9	bl	0x31c344	; $l1_initialize_var
+  31c752:	f0dc fccb	bl	0x3f90ec	; $initialize_l1pvar
+  31c756:	bd30		pop	{r4, r5, pc}
+
 $ABB_Sem_Create:
   3491ee:	b500		push	{lr}
   3491f0:	48f2		ldr	r0, =0x17741e0	; via 0x3495bc
@@ -2063,6 +2112,15 @@
   83cb94:	4770		bx	lr
   83cb96:	46c0		nop			(mov r8, r8)
 
+$l1_initialize call trampoline
+  848a7c:	b082		sub	sp, #8
+  848a7e:	9400		str	r4, [sp, #0]
+  848a80:	4c01		ldr	r4, =0x31c6e4	; via 0x848a88
+  848a82:	9401		str	r4, [sp, #4]
+  848a84:	bd10		pop	{r4, pc}
+  848a86:	0000
+  848a88:	0031c6e4
+
 XRAM data:
 
 0x17741e0:	abb_sem