annotate README @ 88:09cda55086b1

venus/doc/Flash+RAM written
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 10 Dec 2021 20:26:05 +0000
parents 0401fe6893ea
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
43
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 This Hg source repository contains work in progress towards schematic-level
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 design of FreeCalypso Venus GSM phone handset prototype and development board.
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 Instead of graphical schematics, we use our own in-house board-level hardware
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 design language (ueda, based on structural subset of Verilog), but aside from
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 the different form of representation, this level of design is equivalent to
0401fe6893ea add top README
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 schematics.