annotate venus/src/slotmap/U707 @ 50:3dbe73bbc0a4

Verilog src: preparations for adding the keypad
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 27 Nov 2021 04:43:53 +0000
parents f28249ee1ee5
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
28
f28249ee1ee5 Venus MCL: ready for first binding
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #instance slot
f28249ee1ee5 Venus MCL: ready for first binding
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 usb.bctl.buf_CTL1 1
f28249ee1ee5 Venus MCL: ready for first binding
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 usb.bctl.buf_CTL2 2
f28249ee1ee5 Venus MCL: ready for first binding
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 usb.bctl.od_buf_common