annotate venus/src/periph/transistor_ext_bias.v @ 69:de44df15cf05

MCL capacitors: convert to parts
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Dec 2021 07:20:13 +0000
parents 4a7db02ddd3e
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
63
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 /* transistor with external bias resistors */
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 module transistor_ext_bias (E, B, C);
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 inout E, B, C;
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 wire int_base;
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 transistor_slot Q (.E(E), .B(int_base), .C(C));
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 resistor Rbase (B, int_base);
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 resistor Rbe (int_base, E);
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13
4a7db02ddd3e buzzer circuit implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 endmodule