annotate venus/src/periph/inv_buffer_74LVC1G04.v @ 68:ef00bcf4a7ee

MCL: assign value to all capacitors
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Dec 2021 05:53:13 +0000
parents 3d5c40988a6b
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
16
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 module inv_buffer_74LVC1G04 (GND, Vcc, A, Y);
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 input GND, Vcc;
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 input A;
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 output Y;
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 /* instantiate the package; the mapping of signals to pins is defined here */
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 pkg_XSON6 pkg (.pin_1(), /* no connect */
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 .pin_2(A),
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 .pin_3(GND),
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 .pin_4(Y),
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 .pin_5(), /* no connect */
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 .pin_6(Vcc)
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 );
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16
3d5c40988a6b Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 endmodule