FreeCalypso > hg > freecalypso-schem2

comparison venus/src/usb/usb_xtal_wrap.v @ 67:8f3df7a222f5

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
change USB 6.0 MHz crystal to a smaller part
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Dec 2021 01:35:34 +0000
parents venus/src/core/xtal_32khz_wrap.v@3ed0f7a9c489
children
comparison
equal deleted inserted replaced
66:473c0c52eaed 67:8f3df7a222f5
1 /*
2 * This Verilog module encapsulates the PCB footprint
3 * for our 6.0 MHz USB crystal.
4 */
5
6 module usb_xtal_wrap (electrode1, electrode2, GND);
7
8 input electrode1, electrode2, GND;
9
10 xtal_4pin_pkg xtal (.pin_1(electrode1),
11 .pin_2(GND),
12 .pin_3(electrode2),
13 .pin_4(GND)
14 );
15
16 endmodule