comparison venus/src/core/clock_rf2dbb.v @ 13:975b9b7ec712

Venus MCL: add 74LVC125A for Calypso UART inputs
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 19 Nov 2021 18:57:57 +0000
parents 3ed0f7a9c489
children
comparison
equal deleted inserted replaced
12:fff7bffc1ab7 13:975b9b7ec712