FreeCalypso > hg > freecalypso-schem2

view venus/src/usb/regulator_with_caps.v @ 50:3dbe73bbc0a4

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Verilog src: preparations for adding the keypad
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 27 Nov 2021 04:43:53 +0000
parents 4722b265cb8c
children
line wrap: on
line source

module regulator_with_caps (GND, IN, OUT);

input GND, IN;
output OUT;

regulator_ic reg (.IN(IN),
		  .OUT(OUT),
		  .GND(GND),
		  .EN(IN)
	);

capacitor input_cap (IN, GND);
capacitor output_cap (OUT, GND);

endmodule