view venus/src/core/clock_rf2dbb.v @ 46:c247abb89302

MAX1916.v and lcd_module.v from lunalcd2
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 27 Nov 2021 01:43:32 +0000
parents 3ed0f7a9c489
children
line wrap: on
line source

module clock_rf2dbb (In, Out);

input In;
output Out;

wire mid;

resistor R251 (In, mid);

capacitor C253 (mid, Out);

endmodule