view venus/src/periph/inv_buffer_74LVC1G04.v @ 53:d9ae0e85aea2

MCL: prebiased transistor pair parts
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 27 Nov 2021 19:16:58 +0000
parents 3d5c40988a6b
children
line wrap: on
line source

module inv_buffer_74LVC1G04 (GND, Vcc, A, Y);

input GND, Vcc;
input A;
output Y;

/* instantiate the package; the mapping of signals to pins is defined here */

pkg_XSON6 pkg  (.pin_1(),	/* no connect */
		.pin_2(A),
		.pin_3(GND),
		.pin_4(Y),
		.pin_5(),	/* no connect */
		.pin_6(Vcc)
	);

endmodule