view README @ 81:fbe54d6cd082

capture initial population of RLC67[0-5]
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 05 Dec 2021 04:41:45 +0000
parents 0401fe6893ea
children
line wrap: on
line source

This Hg source repository contains work in progress towards schematic-level
design of FreeCalypso Venus GSM phone handset prototype and development board.
Instead of graphical schematics, we use our own in-house board-level hardware
design language (ueda, based on structural subset of Verilog), but aside from
the different form of representation, this level of design is equivalent to
schematics.