view venus/src/core/clock_rf2dbb.v @ 14:ff784add0889

Venus primitives: add logic IC subpackages
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 19 Nov 2021 19:46:03 +0000
parents 3ed0f7a9c489
children
line wrap: on
line source

module clock_rf2dbb (In, Out);

input In;
output Out;

wire mid;

resistor R251 (In, mid);

capacitor C253 (mid, Out);

endmodule