view venus/src/periph/transistor_ext_bias.v @ 98:3ab69117b09f default tip

minnie/doc/Design-spec: finished in the first pass
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 01 Oct 2023 08:17:05 +0000
parents 4a7db02ddd3e
children
line wrap: on
line source

/* transistor with external bias resistors */

module transistor_ext_bias (E, B, C);

inout E, B, C;

wire int_base;

transistor_slot Q (.E(E), .B(int_base), .C(C));

resistor Rbase (B, int_base);
resistor Rbe (int_base, E);

endmodule